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Abstract: This paper presents the use of physics of failure (PoF) methodology to infer fast and
accurate lifetime predictions for power electronics at the printed circuit board (PCB) level in early
design stages. It is shown that the ability to accurately model silicon–metal layers, semiconductor
packaging, printed circuit boards (PCBs), and assemblies allows, for instance, the prediction of solder
fatigue failure due to thermal, mechanical, and manufacturing conditions. The technique allows
a life-cycle prognosis of the PCB, taking into account the environmental stresses it will encounter
during the period of operation. Primarily, it involves converting an electronic computer aided design
(eCAD) circuit layout into computational fluid dynamic (CFD) and finite element analysis (FEA)
models with accurate geometries. From this, stressors, such as thermal cycling, mechanical shock,
natural frequency, and harmonic and random vibrations, are applied to understand PCB degradation,
and semiconductor and capacitor wear, and accordingly provide a method for high-fidelity power
PCB modelling, which can be subsequently used to facilitate virtual testing and digital twinning for
aircraft systems and sub-systems.
Keywords: power electronics; physics of failure (PoF); printed circuit board; finite element analysis (FEA)
1. Introduction
The choice of components, materials, design layout, housings, etc., and their inter-
actions define the lifetime of a product. There is a massive amount of data involved in
the development process and through-life maintenance of an aircraft vis-à-vis the various
choices in terms of materials and components that need to made throughout the product
design and development, as elaborated in Figure 1. This implies that during the specifi-
cation stage, it is essential to select requisite materials and components in a technically
viable manner. Usually, this includes procuring components and materials that meet the
standards of the specification. However, in innovating new technologies, this may rely on
the development of new materials, processes, or components that will need to be certified
to meet the standards by testing and certification routes.
This leads to a set of design “allowables”, that form statistically determined material
property values derived from test data. These define the limits of stress, strain, or stiffness
that are allowed for a specific material/component for given configuration, application,
and environmental conditions.
Computer aided engineering (CAE) may then be employed to produce detailed
design and analysis to show how the design allowables interact with one another. This
may encompass simulation, validation, and optimization of the design using such tools as
finite element analysis (FEA), computational fluid dynamics (CFD), multi-body dynamics
(MBD), and durability, in addition to the optimization tools.
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Figure 1. Plethora of data involved in aircraft development and through-life maintenance.
As the design evolves into the manufacturing stage, additional information becomes
available to the design in terms of maintenance, repair, and overhaul in-service data which
may be fed back into the design process, leading to changes and modifications to the design.
This in-service data (ISD) is extremely useful in trend monitoring to track routine airplane
performance using the parameters of flight hours and landings, component removals and
failures, component no-faults-found (NFFs), airplane schedule reliability, and maintenance ac-
tion rates. The processed data is also used to understand, in greater detail, what is driving the
high-level trend data; for instance, if there is a change in the meantime between unscheduled
removal for a particular component. In addition to trend analysis, the ISD may be used for
new system development, including system improvements and requirement settings.
The huge variety of different materials and components used on an aircraft make
product stewardship essential to managing the environmental impacts of different compo-
nents and materials, and at different stages in their production, use, and disposal. Ensuring
compliance is becoming increasingly important to modern designs. This design cycle
highlights the need to explore innovative tools to improve the design process, in particular
the initial and detailed design and analysis stages. Developing reliability into the design at
this stage helps improve the overall availability and maintainability of aircraft systems.
Keeping the aforementioned in perspective, this paper presents how modern computer-
aided engineering (CAE) tools can be used optimally to evaluate the overall reliability of
an electronic system from an initial design, in this case an off-the-shelf power electronic
evaluation module. We employ physics of failure (PoF), or reliability physics, which makes
use of degradation algorithms that describe how physical, chemical, mechanical, thermal,
or electrical mechanisms can decline over time and eventually induce failure. Utilizing PoF
allows derivation of accurate predictions of the failure behavior of next-generation compo-
nents, including silicon transistors, wire bonds, solder bumps, die attach, light-emitting
diodes, electrolytic capacitors, plated through-holes, and solder joints.
Printed circuit board (PCB) modelling and simulation facilitates design failure mode
and effects analysis (DFMEA) and thermal de-rating, for accurate selection of glass and
fiber, and informing the overall material properties selection. In addition, identification
of mesh copper features within PCB substrate materials helps identify potential risks. It
also enables the simultaneous application of multiple environmental influences to test
within specific parameters for materials, stack-ups, and lifecycle events (thermal, shock,
and vibration) in finite element calculations and analysis for reliability predictions of all
parts using validated models.
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The remainder of the paper is organized into five sections. Section 2 provides an
overview of the related work. Section 3 defines the physics of failure (PoF) in power
electronics at the PCB level. The PoF-based lifetime prediction results are highlighted and
analyzed in Sections 4 and 5, respectively. The overall conclusion of this research work is
presented in Section 6.
2. Related Work
In engineering, the development of a model has been used traditionally to understand
component failure mode progression. The development of PoF or physics-based models
(PbMs), that incorporate the ability to assess damage to a component, taking into account
operating conditions and giving a cumulative damage assessment, provides a basis to
evaluate the distribution of the remaining useful life (RUL).
It is deduced from a literature review that the actual availability of physics of failure
models is limited. This implies that, at present, few PoF models incorporate the ability
to predict damage parameters with an acceptable confidence boundary over steady-state
and transient loads, temperatures, and other variables. One such model that has found
prevalence in prognostic literature is the Paris law for crack propagation [1,2]. Here, the
crack growth process was simulated to yield normally distributed crack lengths, which
were used within a Bayesian framework to update the parameters of the degradation
model (e.g., Paris’ law). The degradation model was initially fed by the results of a stress
analysis from a gear dynamic model or finite element model. The distributions of the
uncertainty factors were updated via Bayesian inference using the condition monitoring
data (simulated crack lengths), and an estimation of the RUL based on the degradation
model was provided.
Kulkarni et al. [3] proposed a physics-based (first principle) modelling and prog-
nostics approach for electrolytic capacitors. Electrolytic capacitors and MOSFETs (Metal
Oxide Semiconductor Field Effect Transistors) are the two major components that cause
degradation and failure in DC–DC converters. The paper studies the effects of accelerated
ageing due to thermal stress on sets of capacitors, with the focus on deriving first principle
degradation models for thermal stress conditions. The degradation data forms the basis for
developing the model-based remaining life prediction algorithm. Finally, the data is used
to derive accurate models of capacitor degradation and use them to predict performance
changes in DC–DC converters.
A PoF-based prognostic method for power electronic modules proposed by [4] allows
the reliability performance of power modules to be assessed in real time. A compact
thermal model is initially constructed to investigate the relationship between the power
dissipation and the temperature in the power module. This relationship can be used for fast
calculation of junction temperature and the temperatures at each interface inside power
modules. The predicted temperature profile is then analyzed using a rain-flow counting
method so that the number of thermal cycles with different temperature ranges can be
calculated. A reduced order thermo-mechanical model is also constructed to enable a fast
calculation of the accumulated plastic strain in the solder material under different loading
conditions. The information of plastic strains is then used in the lifetime prediction model
to predict the reliability of the solder interconnect under each regular loading condition.
In [5], the researchers suggested a lifetime prediction methodology for assembled
PCBs using characteristic failure curves from a fracture mechanics-based model and the
local loading simulations. They provided a viable replacement for the board level drop test
(BLDT), however, they could not carry out the PCB lifetime prediction using accelerated
testing methods and finite element analysis post simulations. Krueger et al. [6] processed
the solder fatigue coefficients and finite element analysis (FEA) using a MATLAB routine
for the lifetime prediction of flip chip (fitted on a PCB) solder joints. They analyzed and
compared the significant features of microstructural modification and crack paths under
individual temperatures and vibration cycling, in addition to the combined loading experi-
ments with the lifetime model built on the Coffin–Manson–Basquin relationship. Although
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the predicted lifetime of all the bump types was a good match with the experimental
results, it did not involve investigation involving PCB stresses and associated coefficients
and exponents, which could further improve the lifetime prediction.
In [7], Shangguan et al. developed a board-level PoF model to estimate the RUL of a
power board. They considered various failure modes of a high-speed railway transmission
module comprising a power PCB and accordingly built a board-level PoF lifetime predic-
tion model for single and multiple failure mechanisms. They determined the prediction
accuracy of the proposed model was 85.48%, consequent upon validation with Simulink.
More serious degradation is attributed to multiple failure mechanisms when compared to
the single failure mechanism. The model, however, could be improved for more accurate
and complete RUL predictions for a power PCB if environmental parameters such as
temperature and humidity are also factored in.
3. Defining Physics of Failure for Power Electronics
Figure 2 outlines the physics of failure methodology for assessing the reliability of
power electronic components/systems. To begin with, the potential stressors are identi-
fied that lead to failure, such as thermal (events, cycling), mechanical (shock, vibration),
chemical, electrical, physical, or structural stressors, which may lead to failure within the
design. Secondly, the product is exposed to highly accelerated stresses, which may be
in terms of a finite element analysis (FEA) for thermal and mechanical loads. Given an
imported model of the design, the dominant cause(s) of failure is determined. Thirdly, by
using models of the dominant failure mechanisms (of how and why the failure takes place),
failure data is produced. Fourthly, data is gathered from acceleration tests according to
statistical distributions, e.g., Weibull or log-normal distributions. Finally, mean time to
failure (MTTF) and other lifetime predictions may be estimated and changes to the initial
design may then be made if needed, with the processes being repeated until the reliability
requirements for the design are met. Some of the PoF models and their description and
applicability are given in Table 1.
Figure 2. Application of physics of failure (PoF) for power electronics.
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Table 1. An account of various PoF models currently applied for the analysis of power semiconductor devices when
subjected to multifarious stresses.
Physics of Failure (PoF) Model Description Applicability
Conductive Anodic Filament
(CAF) Failure
Conductive Anodic Filament (CAF) is the migration of
copper filaments within a printed circuit board under an
applied bias. CAF is influenced by electric field strength,
temperature, humidity, laminate material, soldering
temperatures, and the presence of manufacturing defects.
Wall-to-wall distance between the plated
through holes (PTHs) along the orthogonal
axes, degree of overlap, and the frequency and




Benign environment makes wear-out a dominating
influence on the lifetime of a component.
Lifetime predictions for ceramic and
electrolytic capacitors can be made under the
influence of temperature and voltage stress.
Natural Frequency Analysis
Determines the resonant frequencies of the circuit card and
component assembly, based on the structure defined and
material properties assigned to each 3D element.
The natural frequency predictions can be used
to determine how the board will respond to
different types of shock and vibration loads.
Harmonic and Random Vibrations
When subjected to vibration, the printed circuit board
(PCB) experiences global and local changes to its shape and
curvature. Strain is introduced into second-level solder
joint. With repeated exposure, damage accumulates,
leading to crack propagation and eventual failure of the
solder joint.
The PCB strain during vibration is due to the
solder or lead strains and therefore by
calculating these at each modal a time to
failure prediction can be made by converting
the cycles to failure displacement equations.
Mechanical Shock
The sudden application of single or multiple, but
non-periodic, physical loads due to acceleration or
deceleration that results in significant displacement or
deformation. It affects the ductility of the solder and the
fragility of the interconnect structure.
By utilizing implicit transient dynamic
simulation, whereby a shock pulse is injected
into PCB via the mounting, the resulting
strains can be extracted through finite element
analysis (FEA).
Plated Through Holes (PTH)
PTH are stressed when the PCB experiences changes in
temperature. Over time they are fatigued, and eventually
fail with crack propagation.
Three step process involving a stress
calculation, strain range calculation, and
iterative lifetime determination can be applied
for PTHs subjected to thermal cycling.
Semiconductor Wear-out
Four wear-out mechanisms comprising (a)
electro-migration (EM), (b) time-dependent dielectric
breakdown (TDDB), (c) bias temperature instability (BTI),
and (d) hot carrier injection (HCI) dominate the
semiconductor wear-out over its lifetime.
Semiconductor wear-out can be predicted
using multiple methods depending on the
availability of component-specific data.
Thermal De-rating Analysis
Compares life cycle thermal events to the minimum and/or
maximum rated operating and storage temperature of
parts used in a selected PCB.
The rated temperature properties of each part
to the temperature experienced by that part
during each of the thermal profiles can be
defined in the product life cycle.
Thermal Mechanical Analysis
When a structure is held in place in two or more locations
(such as PCB mount points) and the materials expand
because of a temperature change, the structure necessarily
bends, causing stresses throughout the structure.
Simulation of the structural deformation can
be done using a Finite Element Analysis (FEA)
model of a PCB and the
temperature-dependent properties to
determine the likelihood of solder joint failures
for one or more temperatures.
Solder Fatigue Analysis
Differences in the coefficient of thermal expansion (CTE).
place the second-level solder joint under a shear load.
Repeated exposure to temperature changes, such as power
on/off or diurnal cycles, introduce damage into the bulk
solder. With each additional temperature cycle this damage
accumulates, leading to crack propagation and eventual
failure of the solder joint.
A proven methodology to assess the damage
can help calculate time to failure using strain
energy, which requires determining the
applied force, the strain range, and then
extrapolating cycles to failure from the derived
strain energy.
3.1. The Test Platform
The test platform, shown in Figure 3, is an evaluation board from Infineon [8] and
was developed to be a simple but accurate test bench for evaluating insulated gate bi-polar
transistors (IGBTs) from the same manufacturer. The evaluation board makes it possible
to measure the IGBT losses during switching events. It has an optimized layout, which
features an overall commutation loop inductance below 35 nH, including packages and
sockets. Different parameters can easily be set, such as load current, DC voltage, and
turn-on and turn-off gate resistors. Case temperature can be adjusted through a power
resistor implemented on the heat sink. The board can be used in continuous operation.
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From the basic phase-leg topology, it is possible to configure it as a step-down or step-up
DC–DC converter [9].
Figure 3. The test platform [8].
The multitude of different components, such as electrolytic capacitors, power devices,
connectors, heatsinks, semiconductors, inductors, and transformers, make the platform
an ideal test vehicle for evaluating CAE software. In addition, the board is also used
in laboratory tests for thermal and vibration cycling within the department, making the
eventual comparison of results possible. Figure 4 depicts the general block diagram of
the evaluation board. It contains a phase-leg consisting of two IGBTs, S1 and S2, in either
TO-247 or TO-247 4pin packages.
Figure 4. Block diagram of the evaluation board [8].
3.2. PCB Layout and Modeling
A 3D finite element analysis (FEA) model was created using the circuit card data
extracted from 2D layer files, pick and place files, the parts list, and the PCB stack-up
information. This was in the form of an ODB++ file generated by the PCB design software.
The PCB model was converted into an elemental model. The generated elemental
model consists of a collection of 3D elements (either wedges or bricks) that fill the volume
contained by the PCB outline, minus any holes or cut-outs. The shape of the elements is
determined automatically using an internal meshing algorithm. Two types of elemental
models can be generated, namely “Merged” or “Bonded”, to support a range of analysis
approaches. In a Merged Mesh model, the PCB is meshed along with all the parts at the
same time, thereby allowing PCB and part elements to share the same nodes. In a Bonded
Mesh model, the PCB is meshed independently of the parts, allowing both the PCB and
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part elements to be more uniformly shaped. The original PCB design is shown in Figure 5a
and 3D visualizations of the board are shown in Figure 5c.
Figure 5. Cont.
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Figure 5. (a). Printed circuit board (PCB) Layout. (b). Imported board showing the position of
components, holes, and mount points. (c). Three-dimensional representations of the top and bottom
of the board in the PCB design software.
Because the board is mounted on stand-offs, they are also incorporated in the final FEA
model. The imported board, as shown in Figure 5b, exhibits the position of components,
holes, and mount points. The latter are important because they are required when the
board undergoes harmonic, vibration, and shock analysis as a datum for determining
the eigenvalues.
Finally, a generic FEA model, shown in Figure 6, was created from the imported data
and able to be used to analyze stress from heat, shock, vibration, and harmonics. This was
then able to be fed into the appropriate physics models to allow a prognosis of RUL to
be estimated.
Figure 6. Generic finite element analysis (FEA) model of the PCB under test.
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3.3. The Test Plan
To provide a metric to evaluate the performance of the design, a suitable test plan
needs to be devised. The following outcomes in the test plan should be addressed.
• An overview of the PCB under test: This explains what the product does at a high
level, how it is used in operation, and its key functions. The test equipment needs to
be outlined, and usually a system diagram provides a basic block diagram overview
of the main hardware components of the test equipment or automated test system.
Because the tests are being carried out in a simulated environment, the equipment
description becomes obsolete.
• The test overview: This is a description of each test, including how the test is per-
formed, the stimulus involved, how results are calculated, test limits, test time goals,
the intent of the test, and the equipment involved.
• The intent of the test: Why is the test being conducted? This should describe at a
high level that aspects that will be tested. For a manufacturing test the testing of
the unit should be scoped to ensure it is built correctly and adheres to critical design
specifications. It should not be a design validation test.
• The test limits: This defines a list of the limits for pass/fail. In reality, other parameters
should be considered, such as test time, test equipment needs, test fixture needs,
equipment lists, and capacity analysis.
3.3.1. Defining Test Standards
The test overview details for each test can usually be found in one of the many stan-
dards that exist for the testing of electronic equipment. Popular and trusted standards
include: American Society for Testing and Materials - ASTM Testing Standards, Electronic
Industries Alliance standard EIA-364 Electrical Connector Performance Test Standards,
International Electrotechnical Commission standard IEC 60068-2 Electronic Equipment
& Product Standards, International Safe Transit Association - ISTA Package Testing, Joint
Electrostatic Discharge - JESD22 Solid State Device Packaging Standards, Military Stan-
dard MIL-STD-202 Electronic & Electrical Component Testing Standards, MIL-STD-331
Department of Defense Test Standards, MIL-STD-810 Environmental Engineering Con-
siderations and Laboratory Tests, MIL-STD-883 Micro electric Device Testing Procedures,
Radio Technical Commission for Aeronautics - RTCA/DO-160 Airborne Product & Equip-
ment Standards, and Society of Automotive Engineers’ SAE J1455 Electronic Equipment
Environmental Standards [10–13].
The outcome of the test may define the number of acceptable failures that can occur
for a particular device/system; this is particularly the case for aerospace and automotive
applications. For example, for an aviation system, depending on the criticality of the device
on the operation of the aircraft, levels of acceptable failure are assigned:
• Level A—Catastrophic: 109 failures/flight-hour
• Level B—Hazardous: 107 failures/flight-hour
• Level C—Major: 105 failures/flight-hour
• Level D—Minor: 103 failures/flight-hour
• Level E—No Effect: Not Applicable
It can be seen that level A corresponds to 1 in 1 billion failures per flight hour, which
is an incredibly hard outcome to meet and may only be met in reality with a degree of
redundancy in the system.
Hence, standards such as RTCA DO-160G Section 5 [14], for example, which deals
with Temperature Variation Testing for Level A, are extremely stringent. This category is
for equipment external to the aircraft or internal to the aircraft. The temperature variation
testing is a minimum of 10 degrees Celsius per minute. Equipment meeting this description
must undergo RTCA-DO-160 temperature testing from −55 to 125 ◦C in 15 min.
Table 2 outlines the hypothetical test plan for the PCB that was used as the test
platform. For the majority of tests, MIL-STD 810 [15] and IEC 60068 [16] were used; these
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relate to equipment/components that are subject to day-to-day operational requirements.
Other tests employed were based on Aerospace Recommended Practice standard SAE
ARP 6338 [17], EIA IS-749 [18], SAE J3168 [19], and Institute of Printed Circuits’ and Joint
Electron Device Engineering Council’s Standard IPC-JEDEC J-STD-020D-01 [20]. These
standards are devised for semiconductor wear out, component failure, plated through hole
and solder fatigue tests [21].
Table 2. Hypothetical test plan for PCB under test.
Analysis Test Overview Test Standard(s) Test Parameters
Thermal
Cycle: This test is conducted to determine the
ability of components and solder interconnects
to withstand mechanical stresses induced by




1 cycle, 30 min low and 30 min high, transfer
rate 1 min max.
Low temperature −33 ◦C
High temperature 63 ◦C
Event: These tests are used to determine the
effects of bias conditions and temperature on
solid state devices over time. It simulates the
devices’ operating condition in an accelerated






Three 24 h cycles, 30–63 ◦C, Ambient Air
Conditions (storage)
Three 24 h cycles, 30–43 ◦C, Ambient Air
Conditions (operational)
Three 4 h, −33 ◦C, Ambient Air Conditions
(storage)
Three 4 h, −21 ◦C, Ambient Air Conditions
(operational)
Natural Frequency
The test evaluates the circuit board and
components against resonant affects. This is
carried out by sweeping through a range of
frequencies and evaluating where resonance
occurs the greatest.
In-house 10–2000 Hz sweep to determine the boardsnatural frequencies @ 0.1–10 g for 1 h.
Harmonic &
Random Frequency
This test deals with broadband random
vibration, looking at equipment and products
that may undergo vibrations that are random in
nature. Random vibrations occur in shipping
transportation and operational environments
such as aircraft, space vehicles and land vehicles
IEC 60068-2-64
Non-operational test, Minimum integrity
test 20–2000 Hz; 20–1000 Hz at 0.04 G2/Hz,
1000–2000 Hz at 6 dB, overall 7.7 G RMS;
Test duration: 1 h × 3 axis. Unit is
non-operational
Mechanical Shock
This test evaluates the structural integrity and
the satisfactory performance of products that
would experience steady or constant acceleration
forces.
IEC 60068-2-27:2009
Method 516.5, Procedure I, Environment:
Functional shock 15 G, ± x,y,z, 3 shocks in
each direction, 18 shocks in total. General
handling. Half sine wave 6 ms, 10 g, 6
number of shocks, 3 pulses per direction
Component Failure Predicts time to failure for aluminum liquidelectrolytic and ceramic capacitors. EIA IS-749
5000 h 105 ◦C with charge 20% of initial
value based upon working voltage, ripple,
temp and current.
Thermal De-rating Flags devices being used outside of the specifiedoperation or storage temperature range. In-house
−55 ◦C to 105 ◦C 80% of Value
105 ◦C to 125 ◦C 67% of Value
Plated Through
Hole
Predicts fatigue of plated through holes/vias in
circuit boards using IPC TR-579 calculations. SAE J3168 IPC TR-579 calculations
Solder Fatigue
Predicts solder fatigue reliability under
thermo-mechanical and mechanical
environments for all electronic parts (die attach,
ball grid array (BGA), quad flat no-leads (QFN),
thin small outline package (TSOP), chip resistor,
through-hole, etc.).
IPC-JEDEC




Predicts failure rate and end of life of integrated
circuits using degradation algorithms for
electro-migration, time dependent dielectric
breakdown, hot carrier injection, and negative
bias temperature instability.
SAE ARP 6338
SAE ARP 6338 for electro-migration, time
dependent dielectric breakdown, hot carrier
injection, and negative bias temperature
instability.
3.3.2. Defining Performance Metrics
A product life-cycle defines the desired reliability goals and the various environmental
stresses that the product (the PCB in this case) will see over its lifetime. These can range
from simple to complex. These are then used by the analysis modules to predict PCB
reliability and are set from the test plan or any specific mission profile.
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For each set of results from the test plan above, a metric for pass/failure needs to be set
for the board. Because the board is a commercial, off-the-shelf evaluation board for use in a
laboratory environment, it cannot be expected to endure the stringent outcomes of aerospace
and automotive applications. However, all of the components designated in the specification
for the board are graded for −40 to +125 ◦C operation. The board also comes with stand-offs to
support it during operation, which were incorporated into the models for completeness. To set
pass/fail outcomes, it was assumed that the board has an expected operational life of 30 years
with an assumed failure rate of 20%. This however, could be set in theory to be in terms of
flight hours, cycles, mean time to failure (MTTF), mean time before failure (MTBF), etc.
4. Results and Analysis
The whole testing base is dependent on how well the PCB model is built and simulated
under different stresses. The following stresses were, therefore, simulated on a well-
developed PCB model to verify and characterize various impacts:
4.1. Thermal Mechanical Cycling Tests
The initial testing involves one cycle from 30 min at the lowest temperature of −33 ◦C to
30 min at the highest temperature, 63 ◦C, with a maximum transfer rate of 1 min between the
two extremes. The event component of this test involves three 24 h cycles, 30–43 ◦C while the
circuit is operational, and three 4 h tests at −21 ◦C, again, while the board is operational. Finally,
the test is repeated for three 24 h cycles, 30–63 ◦C, and three 4 h cycles, −33 ◦C, to replicate
non-operational storage stresses. All tests were carried out under ambient air conditions.
The results of the thermal mechanical cycling show that a number of components
failed (indicated in red in Table 3) or are at risk of failing (yellow). Examining the failures
shows the large box capacitors, toroidal inductor, and connectors failed. More surprisingly,
perhaps, transistors Q1, Q2, and Q001 also failed. Q1 and Q2 are supported against
the heatsink and hence the failure may be due to the movement of the heatsink causing
solder fatigue. By comparison, the box capacitors, toroidal inductor, and various test
sockets/plugs are large objects made of plastic and metal having a high thermal expansion
factor. Figure 7a–d shows where the highest strain in the components was induced.
Table 3. The state of PCB components subjected to thermal mechanical stress.
Part Type Material Max. Temp. Max. Disp. Max. Strain Score
Transistors (02 in no.) Overmold-leaded 63 ◦C 1.2 mm 7.2 × 10−4 0.0
Transistors
(02 in no.) Epoxy encapsulant 63
◦C 1.2 mm 3.4 × 10
−4
4.3 × 10−4 0.0
Diode














(02 in no.) Aluminum 63
◦C 1.2 mm 3.0 × 10
−4
3.2 × 10−4 0.0
Capacitors







(02 in no.) Barium Titanate 63
◦C 1.2 mm 8.1 × 10
−4
8.5 × 10−4 0.0
Inductor Aluminum 63 ◦C 1.2 mm 5.6 × 10−4 0.0
Transformer Ferrite 63 ◦C 1.2 mm 2.9 × 10−4 0.0
Resistor Alumina 63 ◦C 1.2 mm 4.6 × 10−4 3.1
Capacitor Alumina 63 ◦C 1.2 mm 3.8 × 10−4 6.0
Schottky Diode Overmold-leaded 63 ◦C 1.2 mm 4.1 × 10−4 6.8
Schottky Diode Overmold-leaded 63 ◦C 1.2 mm 3.4 × 10−4 9.0
(red—failed, and yellow—risk of failing).
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Figure 7. Thermal mechanical cycle impact on the PCB. (a) Different levels of displacement. (b) Strain on various
components. (c) Stress at 63 ◦C. (d) The impact of temperature at 63 ◦C.
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4.2. Thermal Mechanical Event Tests
Event tests are used to determine the effects of bias conditions and temperature on solid
state devices over time. They simulate the devices’ operating condition in an accelerated
manner, primarily for device qualification and reliability monitoring. The test consists of three
24 h cycles from 30–63 ◦C and three 4 h cycles of −33 ◦C to replicate conditions found in
the storage of the device in ambient air conditions. This was repeated for three 24 h cycles
of 30–43 ◦C and a further three cycles of 4 h at −21 ◦C, again carried out under ambient air
conditions for an operational device. The results are shown in Figure 8a–c.
Figure 8. The impact of a thermal mechanical event on the PCB. (a) Event displacement at 63 ◦C. (b) Event strain at 63 ◦C.
As can be seen from Figure 8a that the thermal mechanical event stress at 63 ◦C is
maximized with a displacement of 2.82 mm on the auxiliary power supply sockets. As a
result, the auxiliary sockets may experience, during normal operation, some increase in the
contact resistance, which in turn may cause voltage to drop, thereby impacting the boost
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function of the power board. Some high traces of stress are also observable on the edges
of small smoothing connectors on the left side of the heatsink. In contrast, the remainder
of the PCB (multi-layered board of FR4 laminate) and the components (heatsink, toroidal
inductor, large smoothing capacitors, and surface mounted devices) remain within the safe
regions of stress (<2.7 mm).
In Figure 8b, the traces of thermal mechanical event strain at 63 ◦C are minimal around
most parts of the PCB, except for the maximum displacement observable at the bases of
the power supply and various signal sockets and the smoothing capacitors. However,
no component failure was reported. It is, however, recommended to carry out condition
monitoring tests after any such thermal mechanical event to determine any anomaly within
the power switching function.
4.3. The Effect of Natural Frequency
The effects of resonance in numerous engineering problems are well documented and
it is recognized that certain frequencies can cause catastrophic effects in structures such
as bridges. This is also the case in electronics systems, and this test evaluates the circuit
board and components against resonant effects. This was carried out by sweeping through
a range of frequencies (10–2000 Hz) at an amplitude equivalent to a 10 G force. The test
evaluates where the resonance was the greatest and displays the effects in terms of damage
to the board at the frequencies of interest.
It can be seen from Figure 9a–f that the resonant effects are small at the lower frequen-
cies from 29.17 to 42.12 Hz. However, as the frequency increases, the damage incurred
becomes much greater. At 212.75 and 222.69 Hz, the effects of resonance become especially
pronounced in terms of stress/strain, and board/component failure would be eventually
inevitable. Thus, mitigation would be needed, either in the form of avoidance of these
frequencies (difficult in reality), or damping applied to the mounting of the board.
Figure 9. Effects of a natural frequency on the PCB (a) 21.97 Hz. (b) 23.67 Hz. (c) 47.12 Hz. (d)
74.63 Hz. (e) 212.75 Hz. (f) 222.69 Hz.
4.4. The Effect of Harmonics
Here, we want to show how the harmonics of natural frequencies mentioned in
Section 4.3 impact the PCB in physical terms of displacement and corresponding strain.
We primarily took 24.66 Hz as the fundamental natural frequency and observed the impact
at its third-order harmonic of 73.98 Hz (which is the usual third harmonic observed within
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the aircraft system environment). Maximum displacement and strain occurred at 73.98 HZ
and was used to calculate the lifetime of the device. From Figure 10a,b, displacement and
strain occur across the center of the board, either in the case of displacement where the
heatsink is situated, or in the case of strain just in front of the heatsink. This transferred
additional strain and stress into components situated in the vicinity of the heatsink, such as
the capacitors, toroidal inductor, and transistors. However, from Figure 11, it can be seen
that the impact of harmonics is not severe enough to cause a significant detrimental effect
on the life of the board, with all components predicted to last well in excess of the 30-year
lifetime with a probability of failure of 20% set during the analysis.
Figure 10. (a) Displacement due to harmonic loading at 73.98 Hz. (b) Strain due to harmonic loading at 73.98 Hz.
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Figure 11. The lifetime (years) against probability of failure (%).
4.5. The Effect of Random Frequency
The random frequency analysis was subject to a triaxle agitation with a power spec-
trum of 0.04 G2/Hz from 20–1000 Hz and is subsequently increased by 6 dB for frequencies
of 1000–2000 Hz to give an overall vibration of 7.7 G RMS (Root Mean Square). This was
applied for a duration of 1 h while the unit was non-operational. This test is designed
to emulate the broadband random vibration that equipment and products may undergo.
Random vibrations can occur in operational environments, such as aircraft, space vehicles,
and land vehicles, in addition to shipping transportation.
The results are again expressed as displacement and strain on the components and
board due to the effects of the random vibration (see Figure 12a,b). The random vibration
affected the board and components in terms of displacement and strain significantly more
than harmonic vibration. This may due to the tri-axis nature of the agitation or magnitude
of the stresses. Subsequently, this causes the failure of some of the components. Perhaps
unsurprisingly, the components that failed were mostly the larger components situated
at the top of the board, which, due to their size and mass, were subjected to more energy
from the vibration. The PCB vibration fatigue life prediction is shown in Figure 13.
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Figure 12. (a) Random vibration RMS displacement. (b) Random vibration strain RMS displacement.
4.6. The Impact of Mechanical Shock
The mechanical shock test evaluates the structural integrity and the satisfactory per-
formance of board and components that would experience steady or constant acceleration
forces. The board and components were submitted to functional tri-axis shocks from a half
sine wave for 6 ms at 10 G, for six shocks, and three pulses per direction. The results are
shown in Figure 14a,b. Again, maximum displacement and stress was exerted around the
large central components in front of and around the heatsink, as one may expect. However,
due to the short duration of the shock, all of the components survived the test and have a
predicted life well in excess of the test pass/fail metric, as shown in Figure 15.
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Figure 13. Life prediction of PCB under vibration fatigue.
Figure 14. Cont.
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Figure 14. (a) The effects of displacement due to mechanical shock. (b) The effects of strain due to mechanical shock.
Figure 15. Life prediction of PCB under mechanical shock.
4.7. Solder Fatigue
This test was based upon the IPC-JEDEC J-STD-020D-01 prediction equations for sol-
der fatigue reliability under thermo-mechanical and mechanical environments for all elec-
tronic parts (die attach, BGA, QFN, TSOP, chip resistor, through-hole, etc.). It was carried
out for two types of solders, SAC305, which is lead-free; and PB90SN10 which is lead-based.
In each case, the tests were carried out for three reflow cycles, peak temperature = +260 ◦C.
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From the results shown in Figure 16a–d, all the of solders except PB90SN10 performed
to the expected requirements for the board. The solder was deemed to fail on two compo-
nents, namely Schottky D161 and D261 diode packages on the bottom of the board. This is
due to the high degree of thermal mechanical strain experienced by the joint in this region.
Interestingly, looking at the original board, both of these components are in the vicinity of
the greatest strain and displacement, under the heatsink. Hence, to ensure that the design
meets the design lifetime criteria, ideally the components should be moved, or at least a
different solder than PB90SN10 should be used.
Figure 16. (a). Solder joint fatigue life prediction for SAC305 lead-free solder (b). Fatigue failure
distribution for SAC305 lead-free solder (c). Solder joint fatigue life prediction for PB90SN10 lead
solder. (d). Fatigue failure distribution for PB90SN10 lead solder.
4.8. Semiconductor Wearout
The semi-conductor wear tear is used to predict the failure rate and end of life of
integrated circuits using degradation algorithms. Analysis includes electro-migration,
time dependent dielectric breakdown, hot carrier injection, and negative bias temperature
instability and is carried out in accordance to SAE ARP 6338. Four components on the
board were subjected to this analysis, for both thermal cycle and events. In each case, the
activation energy was defined as 0.9 and the appropriate operating voltage for each device
was assumed. In each case, all of the semiconductors exceeded the life span of the board
for the thermal cycle and event temperatures, as shown in Figure 17.
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Figure 17. The wear-out of PCB semiconductor.
5. PCB Life Prediction Analysis
The overall life prediction for the board is shown in Figure 18. Several concerns were
highlighted that would need to be addressed from a design point of view. The first of these
is the thermal mechanical strain, which caused a small number of the components to fail.
Figure 18. Overall assessment of the operational lifetime of the power PCB.
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From the results, this occurred predominately for the larger components, particularly
those in the vicinity of the heatsink and also manufactured from plastics that have a high
expansion rate, e.g., test sockets and the large smoothing capacitors. The transformer and
large inductive load also failed due to thermal expansion.
The actual board has some mitigation, such as the through-bolting of the inductor and
retaining clips for the IGBTs mounted to the heatsink, which were not incorporated into
the FEA model. The other test where failure was evident was due to random vibration.
In this case the same larger components failed, because they were subject to more energy
from movement. This would have been compounded by the fact the board was simulated
using the lengthy stand-offs provided. Again, by providing mitigation for the vibration,
in the form of damping and reduction in the stand-offs, this problem could be solved.
The last point of interest in the results was from the solder fatigue analysis. All of the
solders except PB90SN10 provided adequate resistance to fatigue for the given operational
lifetime. This solder is a leaded solder that is still used in aerospace, military, and other
safety-critical applications due to concerns over “tin whiskers”. The fact that some failure
occurred highlights the importance of the careful choice of solder and that, despite having
high confidence in the components, board, and design layout, the “glue” that holds the
assembly is just as important.
The overall life assessment of the board yields a probability of failure rate of 5% in
the 30-year life of the board. Addressing the concerns shown by the software and re-
testing would see a further reduction in this failure rate, thus showing how design for
reliability (DfR) can play a significant part in the design verification stage, thus saving time
and money.
6. Conclusions
This study addressed the design for reliability (DfR) methodology by incorporating
physics of failure (PoF) into the verification of the design of electronic circuit boards
and troubleshooting of legacy boards. Numerous physics-based models and equations
were explored, and how they may be used with simulated FEA stresses to produce a life
assessment of the system for given testing standards or operational parameters. It was
also shown how an existing PCB design may be used as the basis for the FEA model, by
importing an ODB++ manufacturing model from the PCB layout.
The results from a test subject in the form of a power electronics evaluation board
were used to demonstrate the process, and the board’s design was imported from the PCB
layout and subjected to numerous tests. The results of these tests were then discussed and
various conclusions around the design were drawn, illustrating the DfR process.
In summary, this physics of failure approach is part of a design for manufacturability
(DfM) and design for reliability (DfR) methodology. By understanding the manufacturing
risks, such as solder reliability, strain measurement, suppliers, material selection, and
post-assembly operations, in addition to understanding the processes and mechanisms that
induce failure, product performance can be improved. An early insight into the various
reliability problems translates into almost immediate identification of areas of concern
at the design stage, thus allowing issues to be rectified and designs to be retested before
certification. This results in improvements in metrics such as safety, flight hours and
landings, component removals and failures, component no fault founds (NFFs), airplane
schedule reliability, and maintenance action rates.
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